[1] |
MALKI B, YAMAMOTO T, VERBRUGGEN B, et al. A 70 dB DR 10 b 0-to-80 MS/s current-integrating SAR ADC with adaptive dynamic range [J]. IEEE Journal of Solid-State Circuits, 2014, 49(5): 1173-1183.
|
[2] |
LIU W B, HUANG P L, CHIU Y. A 12b 22.5/45MS/s 3.0 mW 0.059mm2 CMOS SAR ADC achieving over 90 dB SFDR [C]//2010 IEEE International Solid-State Circuits Conference (ISSCC). San Francisco,CA, USA: IEEE, 2010: 380-381.
|
[3] |
HAYKIN S. Adaptive filter theory [M]. 5th ed. Ontario:Pearson, 2014.
|
[4] |
CHIU Y, TSANG C W, NIKOLIC B, et al. Least mean square adaptive digital background calibration of pipelined analog-to-digital converters [J]. IEEE Transactions on Circuits and Systems I : Regular Papers,2004, 51(1): 38-46.
|
[5] |
LIU W B, CHIU Y. An equalization-based adaptive digital background calibration technique for successive approximation analog-to-digital converters [C]//2007 7th International Conference on ASIC. Guilin, China: IEEE, 2007: 289-292.
|
[6] |
MURMANN B. On the use of redundancy in successive approximation A/D converters [C]//10th International Conference on Sampling Theory and Applications. Bremen,Germany: [s.n], 2013: 556-559.
|
[7] |
LIU W B, HUANG P L, CHIU Y. A 12-bit, 45-MS/s, 3-mW redundant successive-approximationregister analog-to-digital converter with digital calibration[J]. IEEE Journal of Solid-State Circuits, 2011,46(11): 2661-2672.
|
[8] |
LIU C C, CHANG S J, HUANG G Y, et al. A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure [J]. IEEE Journal of Solid-State Circuits, 2010, 45(4): 731-740.
|
[9] |
NUZZO P, DE BERNARDINIS F, TERRENI P, et al.Noise analysis of regenerative comparators for reconfigurable ADC architectures [J]. IEEE Transactions on Circuits and Systems I : Regular Papers, 2008, 55(6):1441-1454.
|
[10] |
TSENG W H, LEE W L, HUANG C Y, et al. A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters [J]. IEEE Journal of Solid-State Circuits, 2016, 51(10): 2222-2231.
|
[11] |
INERFIELD M, KAMATH A, SU F, et al. An 11.5-ENOB 100-MS/s 8mW dual-reference SAR ADC in 28nm CMOS [C]//2014 Symposium on VLSI Circuits Digest of Technical Papers. Honolulu, HI, USA: IEEE,2014: 1-2.
|