A Novel Networks-on-Chip Topology for Three Dimensional Microprocessor

Abstract

Abstract: By utilizing silicon via’s characteristics such as short delays and less power consumption, this paper designed a new kind of topology 3DE-Mesh for a three dimensional networks-on-chip which has more than 10 layers of stacked dies. By analyzing the experimental data the paper proves 3DE-Mesh’s function and scalability. The simulation results indicate that the 3DE-Mesh satisfies the requirements of the three dimensional integrated circuits which has more than 10 layers of stacked dies.

Key words: three dimensional integrated circuits (3D IC), three dimensional networks-on-chip (3D NoC), topology, extended channel

CLC Number:

TP 391

WANG Di-1, BAI Han-2, ZHAO Tian-Lei-1, TANG Yu-Xing-1, DOU Qiang-1. A Novel Networks-on-Chip Topology for Three Dimensional Microprocessor[J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 86-91.

References

［1］Loi I, Mitra S, Lee T H, et al. A lowoverhead fault tolerance scheme for tsvbased 3d network on chip links ［C］∥Proceedings of the IEEE/ACM International Conference on Computer AidedDesign. Piscataway, USA: IEEE, 2008: 598602.
［2］Xie Y, Cong J, Sapatnekar S. Threedimensional integrated circuit design: EDA, design andmicroarchitectures［M］. New York,USA:Springer Verlag, 2009.
［3］Pavlidis V F, Friedman E G. Threedimensional integrated circuit design ［M］. San Francisco, USA: Morgan Kaufmann Pub, 2009.
［4］Jerger N E, Peh L. Onchip networks ［M］. USA： Morgan and Claypool Pub, 2009.
［5］Li F, Nicopoulos C, Richardson T, et al. Design and management of 3d chip multiprocessors using networkinmemory ［C］∥Proceedings of the 33rd International Symposium on Computer Architecture. Boston, USA: IEEE, 2006: 130141.
［6］Loi G L, Agrawal B, Srivastava N, et al. A thermallyaware performance analysis of vertically integrated (3D) processormemory hierarchy ［C］∥Proceedings of the 43rd Annual Design Automation Conference. New York, USA: IEEE, 2006: 991996.
［7］Jabbar M H, Houzer D, Hammami O. 3d multiprocessor with 3d noc architecture based on tezzaron technology ［C］∥Proceedings of the IEEE International 3D System Integration Conference. Osaka, Japan: IEEE, 2012: 15.
［8］Grot B, Hestness J, Keckler S, et al. Express cube topologies for onchip interconnects ［C］∥Proceedings of the 15th International Symposium on HighPerformance Computer Architecture. Raleigh, USA: IEEE, 2009: 163174.
［9］Wang H, Peh L S, Malik S. Powerdriven design of router microarchitectures in onchip networks ［C］∥The 36th annual IEEE/ACM International Symposium on Microarchitecture. Washington, USA: IEEE, 2003:105117.
［10］Jain L. NIRGAM1: A simulator for noc interconnect routing and application modeling ［EB/OL］. ［20120520］. http:∥nirgam.ecs.soton.ac.uk/. 2007.09.01/2012.Node bus express channel via pad.

[1]	LU Pengli1∗ (卢鹏丽), DONG Chen1,2 (董晨), GUO Yuhong3 (郭育红). A Novel Method Based on Node's Correlation to Evaluate Important Nodes in Complex Networks [J]. J Shanghai Jiaotong Univ Sci, 2022, 27(5): 688-698.
[2]	ZHOU Yi, ZHOU Liangcai, DING Jiali, GAO Jianing. Power Network Topology Optimization and Power Flow Control Based on Deep Reinforcement Learning [J]. Journal of Shanghai Jiao Tong University, 2021, 55(S2): 7-14.
[3]	DING Mao, GENG Da, ZHOU Mingdong, LAI Xinmin. Topology Optimization Strategy of Structural Strength Based on Variable Density Method [J]. Journal of Shanghai Jiao Tong University, 2021, 55(6): 764-773.
[4]	ZHENG Changlong, DING Xiaohong, SHEN Hong, ZHAO Lijuan. Dynamic Topology Optimization of Rudder Structure Based on Adaptive Growth Method [J]. Air & Space Defense, 2021, 4(2): 7-.
[5]	GAO Yunkai, MA Chao, LIU Zhe, TIAN Linli. Discrete Topology Optimization of Body-in-White Welding Production Platform Based on NSGA-III [J]. Journal of Shanghai Jiao Tong University, 2020, 54(12): 1324-1334.
[6]	DING Liping, HONG Lin, ZHANG Gang, ZHANG Shuai, CAO Jianfeng. Adaptive Topology Based Energy Saving Technology of Universal Weapon Power Supply [J]. Air & Space Defense, 2020, 3(1): 23-29.
[7]	YANG Deqing，QIN Haoxing. Metamaterials Design with Arbitrary Poisson’s Ratio by Functional Element Topology Optimization [J]. Journal of Shanghai Jiaotong University, 2019, 53(7): 819-829.
[8]	XI Xinze,HUANG Wentao,TAI Nengling. Modeling and Digital Simulation of DC Step-Up Collection System for Large-Scale Photovoltaic Power Plants [J]. Journal of Shanghai Jiaotong University, 2018, 52(10): 1178-1188.
[9]	WU Qinglong (吴青龙), ZHOU Qicai* (周奇才), ZHANG Richeng (张日成), XIONG Xiaolei (熊肖磊). Periodic Topology Optimization of Crane Boom Based on Improved Soft Kill Option Method [J]. Journal of shanghai Jiaotong University (Science), 2017, 22(4): 459-465.
[10]	QIU Lu1,YE Yinzhong2. A Multi-Agent System Based Fault Diagnostic Approach for Topological Structure of Dynamic Networking System [J]. Journal of Shanghai Jiaotong University, 2015, 49(06): 902-906.
[11]	GAO Yang*(高扬), LIU Xi-la (刘西拉). Topology-Based Quantitative Assessment of Structural Robustness [J]. Journal of shanghai Jiaotong University (Science), 2014, 19(3): 257-264.
[12]	SHAO Yong1,2,LU Bin1,REN Facai1,CHEN Jun1. Preform Design with Improvement of Deformation Uniformity in Blade Forging Based on Topology Optimization Method [J]. Journal of Shanghai Jiaotong University, 2014, 48(03): 399-404.
[13]	GAO Yang* (高扬), LIU Xi-la (刘西拉). Weighted Graph Form of Structures and Its Application in Robustness Analysis [J]. Journal of shanghai Jiaotong University (Science), 2013, 18(2): 216-223.
[14]	YANG Jing1,KONG Bin1,WANG Bin2. Sparsely Connected Associative Memory Based on the Preferential Mechanism of Heuristic Annealed Topology [J]. Journal of Shanghai Jiaotong University, 2013, 47(07): 1009-1014.
[15]	WANG Kun-a, b , GUO Huang-a, b , WU Meng-b, YANG Zhen-b. An Improved Trust Evaluation Model Based on Topology Transformation for Ad Hoc Networks [J]. Journal of Shanghai Jiaotong University, 2011, 45(08): 1230-1235.