[1]Sutter H. The free lunch is over: A fundamental turn toward concurrency in software [J/OL]. Dr Dobb’s Journal, 2005, 30 (3): 13. [20120512]. http:∥www.gotw.ca/publications/concurrencyddj.htm.[2]Rick M. Berkeley researcher describes parallel path, EETimes [DB/OL]. [20080221]. http:∥www.eetimes.com/ electronicsnews/4076460/Berkeleyresearcherdescribesparallelpath.[3]Dennis J B, Misunas D P. A preliminary architecture for a basic data flow processor [C]∥ ISCA’75 Proceedings of the 2nd Annual Symposium on Computer Architecture. New York: ACM, 1975: 126132.[4]Farabet C, Martini B, Corda B, et al. NeuFlow: A runtime reconfigurable dataflow processor for vision [C]∥ Proc of the Fifth IEEE Workshop on Embedded Computer Vision. Colorado Springs: IEEE, 2011.[5]Arandi S, Evripidou P. Programming multicore architectures using dataflow techniques [C] ∥ International Conference on Embedded Computer Systems (SAMOS). Samos: IEEE, 2010: 152161.[6]从明. 类数据流驱动的分片式处理器体系结构[D]. 合肥:中国科学技术大学计算机科学与技术学院, 2009.[7]John D P. Implementation of an onchip interconnect using the iSLIP scheduling algorithm [D]. USA: Univeristy of Texas at Austin, 2006.