A Synthesizable Pseudo-Random Functional Verification Method for Cache

Abstract

Abstract: For the Cache in the microprocessors, a synthesizable pseudo-random functional verification method was proposed. This method was applied in the real chips, and was compared with the pseudo-random verification method on software simulation in performance. The results show that the method is faster by about three orders of magnitude, and can find more bugs in the designs in comparison to the pseudo-random verification method on software simulation.

Key words: Cache, functional verification, pseudorandom stimulus, hardware emulation

CLC Number:

TP 333

ZHANG Jian-Min, ZHANG Jun, XIA Jun, PANG Zheng-Bin, XU Wei-Xia. A Synthesizable Pseudo-Random Functional Verification Method for Cache[J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 123-128.

References

［1］Bose P, Albonesi D H, Marculescu D. Guest editors’ introduction: Power and complexity aware design ［J］. IEEE Micro, 2003, 23 (5): 811.
［2］王彬, 林争辉. 基于事务形式验证(TBFV)及8051的TBFV模型［J］. 上海交通大学学报, 2003, 37 (10): 15741577.
WANG Bin, LIN Zhenghui. Transaction based formal verification (TBFV) and TBFV models for 8051 ［J］. Journal of Shanghai Jiaotong University, 2003, 37 (10): 15741577.
［3］Girard P, Landrault C, Pravossoudovitch S, et al. Comparison between random and pseudorandom generation for BIST of delay, stuckat and bridging faults ［C］∥Proceedings of 6th IEEE International onLine Testing Workshop. Palma de Mallorca: IEEE, 2000: 121126.
［4］Liang Z S, Yan X L, Wang J B, et al. A dynamic random instruction and stimulus generation for functional verification of embedded processor ［C］∥Proceedings of 5th International Conference on ASIC. USA: IEEE, 2003: 459462.
［5］Bartley M G, Galpin D, Blackmore T. A comparison of three verification techniques: Directed testing, pseudorandom testing and property checking ［C］∥Proceedings of the 39th Design Automation Conference. New York, USA: ACM, 2002: 819823.
［6］Mishra P, Dutt N. Specificationdriven directed test generation for validation of pipelined processors ［J］. ACM Transactions on Design Automation of Electronic Systems, 2008, 13 (2): 136.
［7］Qin X K, Mishra P. Automated generation of directed tests for transition coverage in Cache coherence protocols ［C］∥Proceedings of 2012 Design, Automation and Test in Europe. Dresden: IEEE, 2012: 38.
［8］Qin X K, Mishra P. Directed test generation for validation of multicore architectures ［J］. ACM Transactions on Design Automation of Electronic Systems, 2012, 17 (3): 241265.
［9］吴列治, 张盛兵, 沈绪榜. 基于动态伪随机技术的微处理器验证［J］. 计算机应用研究, 2008, 25 (6): 17041706.
WU Liezhi, ZHANG Shengbing, SHEN Xubang. Verification of microprocessor based on dynamic pseudorandom instruction generation ［J］. Application Research of Computers, 2008, 25 (6): 17041706.
［10］沈海华, 王朋宇, 卫文丽, 等. 基于遗传算法的全芯片级覆盖率驱动随机验证技术［J］. 计算机研究与发展, 2009, 46 (10): 16121625.
SHEN Haihua, WANG Pengyu, WEI Wenli, et al. A coverage directed test generation platform for microprocessors using genetic approach ［J］. Journal of Computer Research and Development, 2009, 46 (10): 16121625.
［11］孟庆东, 陈佳佳, 李兆麟. 基于带约束的随机平台接口IP核的功能验证［J］. 微处理机, 2010 (5): 1720.
MENG Qingdong, CHEN Jiajia, LI Zhaolin. Function verification of interface IP core based on the restricted random testbench ［J］. Microprocessors, 2010 (5): 1720.
［12］张欣, 黄凯, 孟建熠, 等. 一种面向微处理器验证的分层随机激励方法［J］. 计算机应用研究, 2010, 27 (4): 12841288.
ZHANG Xin，HUANG Kai，MENG Jianyi，et al. Multilayer random stimulus strategy for microprocessor verification ［J］. Application Research of Computers, 2010, 27 (4): 12841288.
［13］李拓, 王恩东, 胡雷均, 等. 一种Cache一致性协议验证中覆盖率驱动的随机验证方法［J］. 计算机应用与软件, 2011, 28 (11): 167170.
LI Tuo, WANG Endong, HU Leijun, et al. Coverage driven random verification method in Cache coherence protocol verification ［J］. Computer Applications and Software, 2011, 28 (11): 167170.

[1]	XU Yuemei1* (徐月梅), WANG Zihou2 (王子厚), LI Yang3 (李杨), CAI Lianqiao1 (蔡连侨). Trade-off in Optimizing Energy Consumption and End User Quality of Experience in Radio Access Network [J]. Journal of Shanghai Jiao Tong University (Science), 2017, 22(6): 742-751.
[2]	HAN Xing, JIANG Jiang, FU Yu-Zhuo, ZHOU Chuan, LIU Zi-Yang, YANG Kai-Kai. Design of System Level Simulation Platform for Dynamic Reconfigurable Many-Core Processor [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 44-48.
[3]	SUN Yan, SONG Chao, LI Tie-Jun, ZHANG Min-Xuan. A 3D Stacking Technology Based Reliable Cache Architecture [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 65-69.
[4]	HUANG Zhi-Bin, ZHU Ming-Fa, XIAO Li-Min. A Cache Dynamic Power Analysis Tool in Full-System Simics [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 103-107.
[5]	LI Yong-Jin, DENG Rang-Yu, YAN Xiao-Bo, YI Xiao-Fei, ZHOU Hong-Wei, ZHANG Ying. Design of a 2 GHz L2 Cache for 16-core Processor [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 108-112.
[6]	SONG Zhen-Long, LI Qiong, XU Wei-Xia, LI Jin-Wen, LIU Guang-Ming. Realization and Design of a Hybrid Storage System in High Performance Computing [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 113-117.