Journal of Shanghai Jiao Tong University ›› 2018, Vol. 52 ›› Issue (10): 1135-1141.doi: 10.16183/j.cnki.jsjtu.2018.10.001
TANG Min,WU Linsheng, LI Xiaochun,MAO Junfa
Published:
2018-10-18
CLC Number:
TANG Min,WU Linsheng, LI Xiaochun,MAO Junfa. Modeling and Characterization of Interconnects with Carbon Nanotubes for Integrated Circuits[J]. Journal of Shanghai Jiao Tong University, 2018, 52(10): 1135-1141.
[1]MEINDL J, CHEN Q, DAVIS J. Limits on silicon nanoelectronics for terascale integration [J]. Science, 2001, 293: 2044-2049. [2]ITRS. International technology roadmap for semiconductors (2013 ed) [EB/OL]. [2018-04-28]. http:∥www.itrs2.net. [3]毛军发, 唐旻. 高速集成电路互连[M]. 北京: 科学出版社, 2017. MAO Junfa, TANG Min. High-speed integrated circuits interconnects [M]. Beijing: Science Press, 2017. [4]RYU C, KWON K W, LOKE A L S, et al. Microstructure and reliability of copper interconnects [J]. IEEE Transactions on Electron Devices, 1999, 46(6): 1113-1120. [5]IM S, SRIVASTAVA N, BANERJEE K, et al. Scaling analysis of multilevel interconnect temperatures for high-performance ICs [J]. IEEE Transactions on Electron Devices, 2005, 52(12): 2710-2719. [6]LI H, XU C, BANERJEE K. Carbon nanomaterials: The ideal interconnect technology for next-generation ICs [J]. IEEE Design & Test of Computers, 2010, 27(4): 20-31. [7]XU C, LI H, BANERJEE K. Modeling, analysis, and design of graphene nano-ribbon interconnects [J]. IEEE Transactions on Electron Devices, 2009, 56(8): 1567-1578. [8]NAEEMI A, MEINDL J D. Design and performance modeling for single-walled carbon nanotubes as local, semiglobal, and global interconnects in gigascale integrated systems [J]. IEEE Transactions on Electron Devices, 2007, 54(1): 26-37. [9]PU S N, YIN W Y, MAO J F, et al. Crosstalk prediction of single-and double-walled carbon-nanotube (SWCNT/DWCNT) bundle interconnects [J]. IEEE Transactions on Electron Devices, 2009, 56(4): 560-568. [10]JANG J E, CHA S N, CHOI Y, et al. Nanoscale capacitors based on metal-insulator-carbon nanotube-metal structures [J]. Applied Physics Letters, 2005, 87(26): 263103. [11]LI H, XU C, SRIVASTAVA N, et al. Carbon nanomaterials for next-generation interconnects and passives: Physics, status and prospects [J]. IEEE Transactions on Electron Devices, 2009, 56(9): 1799-1821. [12]TANS S J, VERSCHUEREN A R M, DEKKER C. Room-temperature transistor based on a single carbon nanotube [J]. Nature, 1998, 393: 49-52. [13]LIN A, PATIL N, RYU K, et al. Threshold voltage and on-off ratio tuning for multiple-tube carbon nanotube FETs [J]. IEEE Transactions on Nanotechnology, 2009, 8(1): 4-9. [14]YU Q, LIAN J, SIRIPONGLERT S, et al. Graphene segregated on Ni surfaces and transferred to insulators [J]. Applied Physics Letters, 2008, 93: 113103. [15]KANG J, SARKAR D, KHATAMI Y, et al. Proposal for all-graphene monolithic logic circuits [J]. Applied Physics Letters, 2013, 103: 083113. [16]DIJON J, OKUNO H, FAYOLLE M, et al. Ultra-high density carbon nanotubes on Al-Cu for advanced vias [C]∥International Electron Devices Meeting. San Francisco, CA, USA: IEEE, 2010: 1-4. [17]BURKE P J. Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes [J]. IEEE Transactions on Nanotechnology, 2002, 99(3): 129-144. [18]SRIVASTAVA N, LI H, KREUPL F, et al. On the applicability of single-walled carbon nanotubes as VLSI interconnects [J]. IEEE Transactions on Nanotechnology, 2009, 8(4): 542-559. [19]LI H, BANERJEE K. High-frequency effects in carbon nanotube interconnects and implications for on-chip inductor design [C]∥International Electron Devices Meeting. San Francisco, CA, USA: IEEE, 2008: 1-4. [20]NAEEMI A, MEINDL J D. Compact physical models for multiwall carbon-nanotube interconnects [J]. IEEE Electron Device Letters, 2006, 27(5): 338-340. [21]LI H, YIN W Y, BANERJEE K, et al. Circuit mo-deling and performance analysis of multi-walled carbon nanotube interconnects [J]. IEEE Transactions on Electron Devices, 2008, 55(6): 1328-1337. [22]SARTO M S, TAMBURRANO A. Single-conductor transmission-line model of multiwall carbon nanotubes [J]. IEEE Transactions on Nanotechnology, 2010, 9(1): 82-92. [23]TANG M, MAO J F. Modeling and fast simulation of multiwalled carbon nanotube interconnects [J]. IEEE Transactions on Electromagnetic Compatibility, 2015, 57(2): 232-240. [24]李宏. 碳纳米管在纳米集成电路互连线中的应用研究[D]. 上海: 上海交通大学, 2008. LI Hong. On the applicability of carbon nanotubes as interconnect in nanoscale integrated circuits [D]. Shanghai: Shanghai Jiao Tong University, 2008. [25]KAWABATA A, SATO S, NOZUE T, et al. Robustness of CNT via interconnect fabricated by low temperature process over a high-density current [C]∥International Interconnect Technology Conference. Burlingame, CA, USA: IEEE, 2008: 237-239. [26]LI H, SRIVASTAVA N, MAO J F, et al. Carbon nanotube vias: A reality check [C]∥International Electron Devices Meeting. Washington, DC, USA: IEEE, 2007: 207-210. [27]LI H, SRIVASTAVA N, MAO J F, et al. Carbon nanotube vias: Does ballistic electron-phonon transport imply improved performance and reliability?[J]. IEEE Transactions on Electron Devices, 2011, 58(8): 2689-2701. [28]LIU Y F, ZHAO W S, ZHENG Y, et al. Electrical modeling of three-dimensional carbon-based heterogeneous interconnects [J]. IEEE Transactions on Nanotechnology, 2014, 13(3): 488-495. [29]LI N, MAO J F, ZHAO W S, et al. Electrothermal cosimulation of 3-D carbon-based heterogeneous interconnects [J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2016, 6(4): 518-526. |
[1] | Jiajia Qiu, Yu Duan, Shaoyuan Li, Huaping Zhao, Wenhui Ma, Weidong Shi, Yong Lei. Insights into Nano- and Micro-Structured Scaffolds for Advanced Electrochemical Energy Storage [J]. Nano-Micro Letters, 2024, 16(1): 130-. |
[2] | Anhan Liu, Xiaowei Zhang, Ziyu Liu, Yuning Li, Xueyang Peng, Xin Li, Yue Qin, Chen Hu, Yanqing Qiu, Han Jiang, Yang Wang, Yifan Li, Jun Tang, Jun Liu, Hao Guo, Tao Deng, Songang Peng, He Tian, Tian-Ling Ren. The Roadmap of 2D Materials and Devices Toward Chips [J]. Nano-Micro Letters, 2024, 16(1): 119-. |
[3] | FU Yang, DING Zhiyin, MI Yang. Frequency Control Strategy for Interconnected Power Systems with Time Delay Considering Optimal Energy Storage Regulation [J]. Journal of Shanghai Jiao Tong University, 2022, 56(9): 1128-1138. |
[4] | WANG Xiangting,LI Xiaochun,MAO Junfa. An Electromagnetic Bandgap Microstrip Line Interconnection with Noise Suppression [J]. Journal of Shanghai Jiaotong University, 2019, 53(5): 563-568. |
[5] | WANG Xiaohan,WANG Tao,LI Xiongwei,ZHANG Yang,HUANG Changyang. Test Pattern Generation Method for Hardware Trojan Detection Based on Artificial Bee Colony [J]. Journal of Shanghai Jiaotong University, 2019, 53(10): 1218-1224. |
[6] | CHEN Xi,ZHOU Jie,GUO Xunhua,ZHENG Zhiheng. Integrated Circuit Design for Retinal Prosthesis System [J]. Journal of Shanghai Jiao Tong University, 2018, 52(10): 1234-1241. |
[7] | CHEN Si* (陈斯), ZENG Xiaoshu (曾效舒), YUAN Qiuhong (袁秋红). Effect of Carbon Nanotube Concentration on Cooling Behaviors of Oil-Based Nanofluids During the Immersion Quenching [J]. Journal of shanghai Jiaotong University (Science), 2017, 22(4): 395-401. |
[8] | KAUR Jasmeet*, GILL Sandeep Singh, KAUR Navneet. Optimization of CMOS Repeater Driven Interconnect RC Line Using Genetic Algorithm [J]. Journal of shanghai Jiaotong University (Science), 2017, 22(2): 167-172. |
[9] | SHEN Limei,LI Xiaochun,MAO Junfa. 16QAM High-Speed Transmission System Using Substrate Integrated Waveguide-Type Interconnect [J]. Journal of Shanghai Jiaotong University, 2014, 48(10): 1368-1371. |
[10] | ZHANG Jing1 (章 菁), ZHENG Xi-tao3 (郑西涛), YU Ye-hua2 (俞夜花),ZHANG Yong-wei2 (张永伟), YANG Kun3 (杨 堃), SHI Jun2* (石 军). Network Structure and Reliability Analysis of a New Integrated Circuit Card Payment System for Hospital [J]. Journal of shanghai Jiaotong University (Science), 2013, 18(5): 630-633. |
[11] | LI Jin-Wen, HE Xiao-Wei, ZHANG Min-Xuan. Design and Realization of Wireless Clock Distribution Transmitter Based on Folded Antennas Integrated on Silicon Substrate [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 23-27. |
[12] | ZHANG Min-Xuan, SUN Yan, SONG Chao. Soft Error Problem and Countermeasure in Nanometer Scale Integrated Circuits [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 1-6. |
[13] | WANG Di-1, BAI Han-2, ZHAO Tian-Lei-1, TANG Yu-Xing-1, DOU Qiang-1. A Novel Networks-on-Chip Topology for Three Dimensional Microprocessor [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 86-91. |
[14] | XIE De-Fu, TANG Min, MA Li-Zhuang, MAO Jun-Fa. A Parallel Simulation Technique of Interconnect Networks with Frequency-Dependent Parameters Based on Equivalent Circuit Models [J]. Journal of Shanghai Jiaotong University, 2012, 46(06): 921-925. |
[15] |
SANDEEP Singh Gill, RAJEEVAN Chandel, ASHWANI Kumar Chandel.
Efficient Clustering and Simulated Annealing Approach for Circuit Partitioning [J]. Journal of shanghai Jiaotong University (Science), 2011, 16(6): 708-712. |
Viewed | ||||||||||||||||||||||||||||||||||||||||||||||||||
Full text 328
|
|
|||||||||||||||||||||||||||||||||||||||||||||||||
Abstract |
|
|||||||||||||||||||||||||||||||||||||||||||||||||