Reliability-Aware Link Management Strategy for Network on Chip

Abstract

Abstract: An application specified link management strategy and related routing algorithm was proposed to decrease network on chip (NoC) power consumption and make good use of partially customized advantages with guaranteed performance and reliability, in accordance to the application communication characteristic and fault tolerant requirements. Taking VOPD for example, the simulation results show that our reliability-aware NoC link management strategy can achieve comprehensive metric more than 30% improvement over the standard Mesh.

Key words: network on chip (NoC), link management, reliabilityaware, power optimization

CLC Number:

TP 368

JIAO Jia-Jia, FU Yu-Zhuo. Reliability-Aware Link Management Strategy for Network on Chip[J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 39-43.

References

［1］Benini L, De Micheli G. Networks on chips: A new SoC paradigm ［J］. IEEE Comput, 2002, 35(1):7078.
［2］Hoskote Y, Vangal S, Singh A, et al. A 5 GHz mesh interconnect for a tera_ops processor ［J］. IEEE Micro, 2007, 27 (5): 5161.
［3］Wentzlaff D, Griffin P, Hoffmann H, et al. Onchip interconnection architecture of the tile processor ［J］. IEEE Micro, 2007, 27 (5): 1531.
［4］Murali S, De Micheli G. SUNMAP: A tool for automatic topology selection and generation for NoCs［C］∥ 41st Conference on Design Automation Conference. California, USA: IEEE, 2004:914919.
［5］Refan F, Alemzadeh H, Safari S, et al. Reliability in application specific meshbased NoC architecture ［C］∥ Proc 14th IEEE International on Line Testing Symposium. Rhodes: IEEE, 2008:207212.
［6］Jiao J J, FuY Z, WuY Y. Mutliapplication specified link removal strategy for network on chip［C］∥IEEE International Conference on CSO. Kunming: IEEE, 2011:520524.
［7］Wang D, Matsutani H, Amano H, et al. A link removal methodology for networksonchip on reconfigurable systems ［C］∥ Proceedings of FPL’08. Heidelberg, Germany: IEEE, 2008: 269274.
［8］Jiao J J, Fu Y Z. B2RAC: A physical link addition methodology for network on chip ［C］∥ Proceedings of the 4th International Workshop on Network on Chip Architectures. New York: ACM, 2011:1722.
［9］Baumann R. Radiationinduced soft errors in advanced semiconductor technologies ［J］.

Device and Materials Reliability, 2005, 5 (3): 305316.
［10］Yu Q Y, Zhang M L,Ampadu P. Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration ［C］∥ Fifth IEEE/ACM International Symposium on Networks on Chip (NoCS). Pittsburgh: IEEE, 2011:105112.
［11］Chang Y C, Chiu C T, Lin S Y, et al. On the design and analysis of fault tolerant NoC architecture using spare routers［C］∥ Design Automation Conference 2011 16th Asia and South Pacific. Yokohama: IEEE, 2011: 431436.
［12］Glass C J, Ni L M. The turn model for adaptive routing ［C］∥ Proceedings of the 19th Annual International Symposium on Computer Architecture. New York: ACM, 1992: 278287.
［13］Lavina J. A simulator for NoC interconnect routing and application modeling ［EB/OL］.［20120530］. http:∥nirgam.ecs.soton.ac.uk/.
［14］Kahng A B, Li B, Peh L S, et al. ORION 2.0: A fast and accurate NoC power and area model for earlystage design space exploration ［C］∥ Proceedings of the Conference on DATE. Leuven, Belgium: ACM, 2009: 423428.
［15］Jiao J J, Fu Y Z, Jiang J. Architecturelevel analysis and evaluation of transient errors on NoC ［C］∥ 29th NorChip. Lund: IEEE, 2011: 14.

[1]	LI Ke,TAI Nengling,ZHANG Shenxi. Comprehensive Optimal Dispatch of Distribution Network Based on Improved Particle Swarm Optimization Algorithm [J]. Journal of Shanghai Jiaotong University, 2017, 51(8): 897-902.
[2]	ZHOU Lei-1, 2 , WU Ning-1, LI Yun-2. A Fault-Tolerant and Deadlock-Free Routing Algorithm in2D-Mesh for Network on Chip [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 18-22.