[1]Ma S, Jerger N E, Wang Z Y. Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networksonchip [C]∥ Proceedings of the 18th International Symposium on High Performance Computer Architecture (HPCA). New Orleans: IEEE, 2012 :112.[2]Fu B, Han Y H, Ma J, et al. An abacus turn model for time/spaceefficient reconfigurable routing [C]∥ Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA). New York, USA: ACM, 2011: 259270.[3]Lee S. A deadlock detection mechanism for true fully adaptive routing in regular wormhole networks [J]. Computer Communications, 2007, 30 (8): 18261840.[4]Michelogiannakis G, Sanchez D, Dally W J. Evaluating bufferless flow control for onchip networks[C]∥ACM/IEEE 4th International Symposium on NetworksonChip (NOCS). Grenoble: IEEE, 2010: 916.[5]Al D R, Mak T, Xia F. A runtime deadlock detection in networksonchip using coupled transitive closure networks [C]∥ Design, Automation and Test in Europe Conference and Exhibition (DATE). Grenoble: IEEE, 2011: 16.[6]罗欣武, 戎蒙恬, 刘文江. 片上系统中外部存储控制器的设计与优化[J]. 上海交通大学学报, 2007, 41(6): 929933LUO Xinwu, RONG Mengtian, LIU Wenjiang. The design and optimization of external memory controller on SoC [J]. Journal of Shanghai Jiaotong University, 2007, 41 (6): 929933.[7]Balfour J D, Dally W J. Design tradeoffs for tiled CMP on chip networks [C]∥ Proceedings of the 20th Annual International Conference on Supercomputing (ICS06). New York, USA: ACM, 2006: 187198. |