A Cache Dynamic Power Analysis Tool in Full-System Simics

Abstract

Abstract: A dynamic power analysis tool PowerGC based on Cache behavior for cycle-level full-system simics was proposed. The basic idea is dissembling the Cache behavior into five atomic operations. These operations independently drive the sub-components of data array and tag array, which can be estimated by Cacti 6.5 and support different Cache logic structures and Cache management policies. According to the evaluation results based on Simics, PowerGC works well to estimate the Cache dynamical power for different Cache structures and different management policies.

Key words: full-system simulator, dynamic power, Cache

CLC Number:

TP 332

HUANG Zhi-Bin, ZHU Ming-Fa, XIAO Li-Min. A Cache Dynamic Power Analysis Tool in Full-System Simics[J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 103-107.

References

［1］DawsonHaggerty S, Krioukov A, Culler D. Power optimization: S reality checks ［EB/OL］. Berkeley, USA: University of California, 2009 ［20120620］. http:∥www.cs.berkeley.edu/~krioukov/realityCheck.pdf.
［2］Huang Z B, Zhu M F, Xiao L M. LvtPPP: Livetime protected pseudopartitioning of multicore shared Caches ［EB/OL］. ［20120801］.IEEE Transactions on Parallel and Distributed Systems. http:∥dx.doi.org/10.1109/TPDS.2012.230.
［3］Borkar S Y, Mulder H, Dubey P, et al. Platform 2015: Intel processor and platform evolution for the next decade ［EB/OL］. ［20120620］. http:∥heim.ifi.uio.no/~inf3410/docs/Intel_Corp_Platform_2015.pdf.
［4］Wentzlaff D, Beckmann N, Miller J, et al. Core count vs Cache size for manycore architectures in the cloud ［EB/OL］. ［20100211］. http:∥dspace.mit.edu/handle/1721.1/51733.
［5］Raveendran B K, Sudarshan T S B, Dilip Kumar P, et al. LLRU: Late LRU replacement strategy for power efficient embedded Cache ［C］ ∥ Advanced Computing and Communications. Guwahati, Assam: IEEE Computer Society Conference Publishing Services (CPS), 2007: 339344.
［6］Milidonis A, Porpodas V, Alachiotis N, et al. Lowpower architecture with scratchpad memory for accelerating embedded applications with runtime reuse ［J］. Computers and Digital Techniques, 2009, 3(1): 109123.
［7］Wang X, Ma K, Wang Y. Achieving fair or differentiated Cache sharing in powerconstrained chip multiprocessors ［C］ ∥ Proceedings of the 39th International Conference on Parallel Processing. Washington: IEEE Computer Society, 2010: 110.
［8］Brooks D, Tiwari V, Martonosi M. Wattch: A framework for architecturallevel power analysis and optimizations ［C］ ∥ Proceedings of the 27th Annual International Symposium on Computer Architecture. Vancouver, BC, Canada: IEEE Computer Society TCCA and ACM SIGARCH, 2000: 8394.
［9］Kotera I, Abe K, Egawa R, et al. Poweraware dynamic Cache partitioning for CMPs ［C］ ∥ Transactions on HighPerformance Embedded Architectures and Compilers III. Heidelberg: SpringerVerlag Berlin, 2011:135153.
［10］Binkert N L, Dreslinski R G, Hsu L R, et al. The M5 simulator: Modeling networked systems ［J］. IEEE Micro, 2006, 26(4): 5260.
［11］Muralimanohar N, Balasubramonian R, Jouppi N. Optimizing NUCA organizations and wiring alternatives for large Caches with CACTI 6.0 ［C］∥ Proc of the 40th IEEE/ACM International Symposium on Microarchitecture. Washington: IEEE Computer Society, 2007: 314.
［12］Burger D, Austin T M. The simplescalar toolset, Version 2.0 ［J］. ACM SIGARCH Computer Architecture News, 1997, 25(3): 1325.
［13］Magnusson P S, Christensson M, Eskilson J, et al. Simics: A full system simulator platform ［J］. Computer, 2002, 35(2): 5058.
［14］Khan S, Jiménez D A, Burger D, et al. Using dead blocks as a virtual victim Cache ［C］ ∥ Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques. New York: ACM, 2010: 489500.
［15］Rolan D, Fraguela B B, Doallo R. Adaptive line placement with the set balancing Cache ［C］ ∥ Proc of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, New York: ACM, 2009: 529540.
［16］Jaleel A, Theobald K B, Steely S C, et al. High performance Cache replacement using rereference interval prediction (RRIP) ［C］ ∥ Proceedings of the 37th Annual International Symposium on Computer Architecture. New York: ACM, 2010: 6071.

[1]	XU Yuemei1* (徐月梅), WANG Zihou2 (王子厚), LI Yang3 (李杨), CAI Lianqiao1 (蔡连侨). Trade-off in Optimizing Energy Consumption and End User Quality of Experience in Radio Access Network [J]. Journal of Shanghai Jiao Tong University (Science), 2017, 22(6): 742-751.
[2]	HAN Xing, JIANG Jiang, FU Yu-Zhuo, ZHOU Chuan, LIU Zi-Yang, YANG Kai-Kai. Design of System Level Simulation Platform for Dynamic Reconfigurable Many-Core Processor [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 44-48.
[3]	SUN Yan, SONG Chao, LI Tie-Jun, ZHANG Min-Xuan. A 3D Stacking Technology Based Reliable Cache Architecture [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 65-69.
[4]	LI Yong-Jin, DENG Rang-Yu, YAN Xiao-Bo, YI Xiao-Fei, ZHOU Hong-Wei, ZHANG Ying. Design of a 2 GHz L2 Cache for 16-core Processor [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 108-112.
[5]	SONG Zhen-Long, LI Qiong, XU Wei-Xia, LI Jin-Wen, LIU Guang-Ming. Realization and Design of a Hybrid Storage System in High Performance Computing [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 113-117.
[6]	ZHANG Jian-Min, ZHANG Jun, XIA Jun, PANG Zheng-Bin, XU Wei-Xia. A Synthesizable Pseudo-Random Functional Verification Method for Cache [J]. Journal of Shanghai Jiaotong University, 2013, 47(01): 123-128.