Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm

doi:10.1007/s12204-016-1709-0

上海交通大学学报（英文版） ›› 2016, Vol. 21 ›› Issue (2): 173-183.doi: 10.1007/s12204-016-1709-0

Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm

ZHANG Hao* (张昊), LIU Wenjiang (刘文江), WANG Ruolin (王若琳)，LIU Tao (刘涛), RONG Mengtian (戎蒙恬)

(Key Laboratory of Ministry of Education of Design and Electromagnetic Compatibility of High-Speed Electronic Systems, Shanghai Jiaotong University, Shanghai 200240, China)

出版日期:2016-04-15 发布日期:2016-04-26
通讯作者: ZHANG Hao (张昊) E-mail:zhanghao0953@sjtu.edu.cn

Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm

ZHANG Hao* (张昊), LIU Wenjiang (刘文江), WANG Ruolin (王若琳)，LIU Tao (刘涛), RONG Mengtian (戎蒙恬)

(Key Laboratory of Ministry of Education of Design and Electromagnetic Compatibility of High-Speed Electronic Systems, Shanghai Jiaotong University, Shanghai 200240, China)

Online:2016-04-15 Published:2016-04-26
Contact: ZHANG Hao (张昊) E-mail:zhanghao0953@sjtu.edu.cn

摘要/Abstract

摘要：

Block-matching and 3D-filtering (BM3D) is a state of the art denoising algorithm for image/video, which takes full advantages of the spatial correlation and the temporal correlation of the video. The algorithm performance comes at the price of more similar blocks finding and filtering which bring high computation and memory access. Area, memory bandwidth and computation are the major bottlenecks to design a feasible architecture because of large frame size and search range. In this paper, we introduce a novel structure to increase data reuse rate and reduce the internal static-random-access-memory (SRAM) memory. Our target is to design a phase alternating line (PAL) or real-time processing chip of BM3D. We propose an application specific integrated circuit (ASIC) architecture of BM3D for a 720×576 BT656 PAL format. The feature of the chip is with 100 MHz system frequency and a 166-MHz 32-bit double data rate (DDR). When noise is σ = 25, we successfully realize real-time denoising and achieve about 10 dB peak signal to noise ratio (PSNR) advance just by one iteration of the BM3D algorithm.

关键词: block-matching and 3D-filtering (BM3D) denoising algorithm, implementation, block-matching, 3Dfiltering, aggregation

Abstract:

Key words: block-matching and 3D-filtering (BM3D) denoising algorithm, implementation, block-matching, 3Dfiltering, aggregation

中图分类号:

TN 47

ZHANG Hao*(张昊), LIU Wenjiang (刘文江), WANG Ruolin (王若琳)，LIU Tao (刘涛), RONG Mengti. Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm[J]. 上海交通大学学报（英文版）, 2016, 21(2): 173-183.

ZHANG Hao*(张昊), LIU Wenjiang (刘文江), WANG Ruolin (王若琳)，LIU Tao (刘涛), RONG Mengtian (戎蒙恬). Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm[J]. Journal of shanghai Jiaotong University (Science), 2016, 21(2): 173-183.

参考文献 18

[1]	DABOV K, FOI A, EGIAZARIAN K. Video denoisingby sparse 3D transform-domain collaborative filtering[C]//15th European Signal Processing Conference.Pozna′n Poland: [s. n.], 2007: 7-11.
[2]	DABOV K, FOI A, KATKOVNIK V, et al. Imagedenoising by sparse 3D transform-domain collaborativefiltering [J]. IEEE Transactions on Image Processing,2007, 16(8): 2080-2095.
[3]	ZHU S P, HOU Y S, WANGZ K, et al. A novel fractalvideo coding algorithm using fast block-matchingmotion estimation technology [C]//International Conferenceon Computer Application and System Modeling.[s. l.]: IEEE, 2010: 360-364.
[4]	YANG H S, LI J, SUN J, et al. Fast block matchingalgorithm for H. 264/SVC motion estimation based onsub-sampling [C]//International Conference on ComputerEngineering and Technology. [s. l.]: IEEE, 2010:154-157.
[5]	JAMIL F H, PORLE R R, CHEKIMA A, et al.Preliminary study of block matching algorithm (BMA)for video coding [C]//4th International Conference onMechatronics. Kuala Lumpur Malaysia: IEEE, 2011:1-5.
[6]	YAP S Y, MCCANNY J V. A VLSI architecture forvariable block size video motion estimation [J]. IEEETransactions on Circuit and System II, 2004, 51(7):384-389.
[7]	CHEUNG C H, PO L M. A noval small-crossdiamondsearch algorithm for fast video codingand videoconferencing applications [C]//InternationalConference on Image Processing. [s. l.]: IEEE, 2002:681-684.
[8]	ZHU S, MA K K. A new diamond search algorithmfor fast block-matching motion estimation [J]. IEEETransactions on Image Processing, 2000, 9(2): 287-290.
[9]	ZHU C, LIN X, CHAU L, et al. Enhanced hexagonalsearch for fast block motion estimation [J]. IEEETransactions on Circuits and Systems for Video Technology,2004, 14(10): 1210-1214.
[10]	TSAI T H, PAN T N. A novel 3-D predict hexagonsearch algorithm for fast block motion estimation onH. 264 video coding [J]. IEEE Transactions on Circuitsand Systems for Video Technology, 2006, 16(12): 1542-1549.
[11]	QIU T F, BADAWY W. The hardware architectureof a novel motion estimator with adaptive crossedquarter polar search patterns for H.264 encoding[C]//Canadian Conference on Electrical and ComputerEngineering. [s. l.]: IEEE, 2009: 819-822.
[12]	LI B, MA K K. Unequal-arm adaptive rood patternsearch with early terminations for fast block-matchingmotion estimation on H. 264 [C]// IEEE Asia PacificConference on Circuits and Systems. [s. l.]: IEEE,2006: 402-405.
[13]	AGOSTINI L V, SILCA I S, BAMPI S. Pipelinedfast 2D DCT architecture for JPEG image compression[C]//14th Synposium on Integrated Circuits andSystems Design. [s. l.]: IEEE, 2001: 226-231.
[14]	CHEN H M, LIU W J, LIU T Z, et al. Analysis andarchitecture design of block matching in BM3D imagedenoiging [C]//International Conference of ElectronDevices and Solid-State Circuits. [s. l.]: IEEE,2011: 1-2.
[15]	CHEN T C, LIAN C J, CHEN L G. Hardware architecture design of an H.264/AVC video code [C]//Asia and South Pacific Conference on Design Automation.[s. l.]: IEEE, 2006: 24-27.
[16]	TUAN J C, CHANG T S, JEN C W. On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture [J]. IEEE Transactions on Circuits and Systems for Video Technology,2002, 12(1): 61-72.
[17]	CHEN T C, CHIEN S Y, HUANG Y W, et al.Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder [J]. IEEE Transactions on Circuits and Systems for Video Technology, 2006,16(6): 673-688.
[18]	LIU W J, ZHU Y, LIU T, et al. Analysis and architecture design of aggregation in BM3D [C]// 2011IEEE 9th International Conference on ASIC. Xiamen,China: IEEE, 2011: 703-706.

Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm

Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm

可视化

摘要/Abstract

引用本文

使用本文

参考文献 18

相关文章 1

编辑推荐

Metrics

本文评价