上海交通大学学报(英文版) ›› 2016, Vol. 21 ›› Issue (2): 173-183.doi: 10.1007/s12204-016-1709-0

• • 上一篇    下一篇

Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm

ZHANG Hao* (张昊), LIU Wenjiang (刘文江), WANG Ruolin (王若琳),LIU Tao (刘涛), RONG Mengtian (戎蒙恬)   

  1. (Key Laboratory of Ministry of Education of Design and Electromagnetic Compatibility of High-Speed Electronic Systems, Shanghai Jiaotong University, Shanghai 200240, China)
  • 出版日期:2016-04-15 发布日期:2016-04-26
  • 通讯作者: ZHANG Hao (张昊) E-mail:zhanghao0953@sjtu.edu.cn

Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm

ZHANG Hao* (张昊), LIU Wenjiang (刘文江), WANG Ruolin (王若琳),LIU Tao (刘涛), RONG Mengtian (戎蒙恬)   

  1. (Key Laboratory of Ministry of Education of Design and Electromagnetic Compatibility of High-Speed Electronic Systems, Shanghai Jiaotong University, Shanghai 200240, China)
  • Online:2016-04-15 Published:2016-04-26
  • Contact: ZHANG Hao (张昊) E-mail:zhanghao0953@sjtu.edu.cn

摘要:

Block-matching and 3D-filtering (BM3D) is a state of the art denoising algorithm for image/video, which takes full advantages of the spatial correlation and the temporal correlation of the video. The algorithm performance comes at the price of more similar blocks finding and filtering which bring high computation and memory access. Area, memory bandwidth and computation are the major bottlenecks to design a feasible architecture because of large frame size and search range. In this paper, we introduce a novel structure to increase data reuse rate and reduce the internal static-random-access-memory (SRAM) memory. Our target is to design a phase alternating line (PAL) or real-time processing chip of BM3D. We propose an application specific integrated circuit (ASIC) architecture of BM3D for a 720×576 BT656 PAL format. The feature of the chip is with 100 MHz system frequency and a 166-MHz 32-bit double data rate (DDR). When noise is σ = 25, we successfully realize real-time denoising and achieve about 10 dB peak signal to noise ratio (PSNR) advance just by one iteration of the BM3D algorithm.

关键词: block-matching and 3D-filtering (BM3D) denoising algorithm, implementation, block-matching, 3Dfiltering, aggregation

Abstract:

Block-matching and 3D-filtering (BM3D) is a state of the art denoising algorithm for image/video, which takes full advantages of the spatial correlation and the temporal correlation of the video. The algorithm performance comes at the price of more similar blocks finding and filtering which bring high computation and memory access. Area, memory bandwidth and computation are the major bottlenecks to design a feasible architecture because of large frame size and search range. In this paper, we introduce a novel structure to increase data reuse rate and reduce the internal static-random-access-memory (SRAM) memory. Our target is to design a phase alternating line (PAL) or real-time processing chip of BM3D. We propose an application specific integrated circuit (ASIC) architecture of BM3D for a 720×576 BT656 PAL format. The feature of the chip is with 100 MHz system frequency and a 166-MHz 32-bit double data rate (DDR). When noise is σ = 25, we successfully realize real-time denoising and achieve about 10 dB peak signal to noise ratio (PSNR) advance just by one iteration of the BM3D algorithm.

Key words: block-matching and 3D-filtering (BM3D) denoising algorithm, implementation, block-matching, 3Dfiltering, aggregation

中图分类号: