Design for Silicon Debug of Integrated Circuit by Reusing Test Logic
ZHANG Ming, GAO Jun, ZHANG Min-Xuan
Journal of Shanghai Jiaotong University . 2013, (01): 55 -59 .