[1]Gratz P, Kim C, Sankaralingam K, et al. Onchip interconnection networks of the TRIPS chip [J]. IEEE Micro, 2007, 27 (5): 4150.[2]Dally W J, Towles B. Route packets, not wires: Onchip interconnection networks [C]∥Proceedings of the 38th Design Automation Conference. Las Vegas, NV: ACM, 2001: 684689.[3]Kahng A B, Li B, Peh L S, et al. ORION 2.0: A fast and accurate NoC power and area model for earlystage design space exploration [C]∥Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE’2009). Nice, France: European Design and Automation Association, 2009: 423428.[4]Jerger N D E, Peh L S, Lipasti M H. Circuitswit ched coherence [J]. IEEE Computer Architecture Letters, 2007, 6 (1): 58.[5]Jerger N E, Peh L S, Lipasti M. Circuitswitched coherence [C]∥Proceedings of the 2nd ACM/IEEE International Symposium on NetworksonChip (NOCS’2008). Newcastle upon Tyne: IEEE Computer Society, 2008: 193202.[6]Moscibroda T, Mutlu O. A case for bufferless routing in onchip networks [C]∥Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA’2009). Austin, TX: ACM SIGARCH Computer Architecture News, 2009: 196207.[7]Michelogiannakis G, Sanchez D, Dally W J, et al. Evaluating bufferless flow control for onchip networks [C]∥Proceedings of the 4th ACM/IEEE International Symposium on Networks on Chip( NOCS’2010). Grenoble, France:IEEE Computer Society, 2010: 916. |