Journal of Shanghai Jiaotong University

• Automation Technique, Computer Technology • Previous Articles     Next Articles

Ant Algorithm for Lot Sequencing in Wafer Fabrication System

YAO Shi-qing, JIANG Zhi-bin, GUO Cheng-tao, HU Hong-tao   

  1. (School of Mechanical Engineering, Shanghai Jiaotong University, Shanghai 200240, China)
  • Received:2008-01-28 Revised:1900-01-01 Online:2008-10-28 Published:2008-10-28
  • Contact: JIANG Zhi-bin

Abstract: Lot sequencing optimization based on ant algorithm, which solves choosing lots from buffers to be processed in semiconductor wafer fabrication system (SWFS), was proposed. Furthermore, time complexity of this algorithm was analyzed and the improved form was given. According to the characteristics of reentrant in SWFS, the algorithm was designed through constructing the model of ant algorithm based on bottlenecks, and eventually Lot priority sequencing was obtained by iterative simulation. It can be seen from the simulation result that the new algorithm is superior to common dispatching rules in shortterm scheduling.

CLC Number: