[1]Popovici K, Rousseau F, Jerraya A A, et al. Embedded software design and programming of multiprocessor systemonchip: Simulink and system C case studies [M].New York: Springer, 2010: 116.[2]Huang K, Haid W, Bcacivarov I, et al. Embedding formal performance analysis into the design cycle of MPSoCs for realtime streaming applications [J]. ACM Transactions on Embedded Computing Systems (TECS), 2012, 11(1): 8.[3]Castrillon J, Leupers R, Ascheid G. Maps: Mapping concurrent dataflow applications to heterogeneous MPSoCs [J]. Industrial Informatics, IEEE Transactions on, 2013, 9(1): 527545.[4]Castrillon J, Tretter A, Leupers R, et al. Communicationaware mapping of KPN applications onto heterogeneous MPSoCs [C]∥Proceedings of the 49th Annual Design Automation Conference. New York, USA: ACM, 2012: 12661271.[5]Kahn G, Macqueen D. Coroutines and networks of parallel processes [R]. France: HAL,1976.[6]The Mathworks, Inc. Simulink [EB/OL]. (19941023)[20140706]. http:∥cn.mathworks.com/products/simulink/.[7]Grepl R. Realtime control prototyping in MATLAB/Simulink: Review of tools for research and education in mechatronics [C]∥Mechatronics (ICM), 2011 IEEE International Conference on. New York, USA: IEEE, 2011: 881886.[8]Cha M, Kim K H, Lee C J, et al. Deriving highperformance realtime multicore systems based on Simulink applications [C]∥Dependable, Autonomic and Secure Computing (DASC), 2011 IEEE Ninth International Conference on. New York, USA: IEEE, 2011: 267274.[9]Canedo A, Yoshizawa T, Komatsu H. Automatic parallelization of simulink applications [C]∥Proceedings of the 8th Annual IEEE/ACM International Symposium on Code Generation and Optimization. New York, USA: ACM, 2010: 151159.[10]Canedo A, Yoshizawa T, Komatsu H. Skewed pipelining for parallel simulink simulations [C]∥Design, Automation & Test in Europe Conference & Exhibition (DATE). New York, USA: IEEE, 2010: 891896.[11]Han S I, Chae S I, Brisolara L, et al. Simulinkbased heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation [J]. Integration, the VLSI Journal, 2009, 42(2): 227245.[12]Brisolara L, Han S I, Guerin X, et al. Reducing finegrain communication overhead in multithread code generation for heterogeneous MPSoC [C]∥Proceedings of the 10th International Workshop on Software & Compilers for Embedded Systems. New York, USA: ACM, 2007: 8189. [13]Yan R, Huang K, Yu M, et al. Communication pipelining for code generation from simulink models [C]∥Trust, Security and Privacy in Computing and Communications (TrustCom), 2013 12th IEEE International Conference on. New York, USA: IEEE, 2013: 18931900.[14]Chen D S, Batson R G, Dang Y. Applied integer programming: Modeling and solution [M]. New Jersey: John Wiley & Sons, 2011:38.[15]Han S I, Baghdadi A, Bonaciu M, et al. An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory [C]∥Proceedings of the 41st Annual Design Automation Conference. New York, USA: ACM, 2004: 250255.[16]CSKY Microsystems. CSKY嵌入式CPU之CK803 [EB/OL].(20120912)[20140723].http:∥www.csky.com/product.php?typeid=84. |