上海交通大学学报(自然版) ›› 2013, Vol. 47 ›› Issue (01): 129-133.

• 自动化技术、计算机技术 • 上一篇    下一篇

改善辐照加固设计流水线型模数转换器性能的抖动电路技术

余金山1,2,梁盛铭2,马卓1,王育新2,张瑞涛2刘涛2,李婷2,俞宙2   

  1. (1.国防科学技术大学 计算机学院, 长沙 410073; 2.中国电子科技集团公司第二十四研究所 模拟集成电路国家重点实验室, 重庆 400060)
  • 收稿日期:2012-05-29 出版日期:2013-01-30 发布日期:2013-01-30
  • 基金资助:

    国家自然科学基金(60906009, 61176030, 61076025, 60970036), 模拟集成电路实验室基金(9140C0901110903),核高基重大专项(2009ZX01028002002),信息保障技术重点实验室基金( KJ1104)资助

Dither Circuit to Improve Performance for a Radiation Hardening by Design Pipeline Analog to Digital Converter

YU  Jin-Shan-1, 2 , LIANG  Sheng-Ming-2, MA  Zhuo-1, WANG  Yu-Xin-2, ZHANG  Rui-Tao-2Liu-Tao-2, LI  Ting-2, YU  Zhou-2   

  1. (1. College of Computer, National University of Defense Technology, Changsha 410073, China; 2. No.24 Research Institute of China Electronic Technology Group Corporation, Laboratory of Analog Integrated Circuit, Chongqing 400060, China)
  • Received:2012-05-29 Online:2013-01-30 Published:2013-01-30

摘要: 提出了一种能够改善高精度辐照加固设计流水线型模数转换器(ADC)动态性能指标的减式抖动电路技术.其中,基于深度伪随机数生成器所产生的伪随机数来驱动高精度数模转换器而生成所需的抖动信号,将抖动信号与ADC的输入信号相加输送给ADC进行量化,并将抖动信号从ADC量化输出中减去,以降低ADC的信噪   

关键词: 抖动, 流水线, 抗辐照加固设计, 模数转换器

Abstract: A subtractive dither technology to improve performance for a high-resolution radiation hardening by design pipeline analog-to-digital converter was proposed. The dither signal generation is based on a deep multi-bits pseudo-random number generator driving a 5-bit high-resolution digital to analogue conversion (DAC). This dither signal is added with analog to digital converter (ADC) input signal, sampled, quantized and then digitally subtracted from the ADC output, thereby causing no significant degradation signal noise ratio (SNR). The measured results show that the proposed dither technology can efficiently improve static and dynamic performance of the ADC, especially when the ADC quantizes a small-signal input.  

Key words: dither, pipeline, radiation hardening by design, analog to digital converter (ADC)

中图分类号: