[1]NAMI A, LIANG J, DIJKHUIZEN F, et al. Modular multilevel converters for HVDC applications: Review on converter cells and functionalities[J]. IEEE Transactions on Power Electronics, 2015, 30(1): 18-36.
[2]WANG T, XU H, HAN J, et al. Cascaded Hbridge multilevel inverter system fault diagnosis using a PCA and multiclass relevance vector machine approach[J]. IEEE Transactions on Power Electronics, 2015, 30(12): 7006-7018.
[3]GUPTA K K, RANJAN A, BHATNAGAR P, et al. Multilevel inverter topologies with reduced device count: A review[J]. IEEE Transactions on Power Electronics, 2015, 31(1): 135-151.
[4]BABAEI E, KANGARLU M F, SABAHI M. Extended multilevel converters: An attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters[J]. IET Power Electronics, 2014, 7(1): 157-166.
[5]ADAM G P, ABDELSALAM I A, AHMED K H, et al. Hybrid multilevel converter with cascaded Hbridge cells for HVDC applications: Operating principle and scalability[J]. IEEE Transactions on Power Electronics, 2014, 30(1): 65-77.
[6]CECATI C, CIANCETTA F, SIANO P. A multile-vel inverter for photovoltaic systems with fuzzy logic control[J]. IEEE Transactions on Industrial Electronics, 2010, 57(12): 4115-4125.
[7]ZHANG Y, ADAM G P, LIM T C, et al. Hybrid multilevel converter: Capacitor voltage balancing limits and its extension[J]. IEEE Transactions on Industrial Informatics, 2013, 9(4): 2063-2073.
[8]VILLANUEVA E, CORREA P, RODRIGUEZ J, et al. Control of a single-phase cascaded H-bridge multilevel inverter for grid-connected photovoltaic systems[J]. IEEE Transactions on Industrial Electronics, 2009, 56(11): 4399-4406.
[9]MARITHOZ S. Design and control of high-performance modular hybrid asymmetrical cascade multilevel inverters[J]. IEEE Transactions on Industry Applications, 2014, 50(6): 4018-4027.
[10]MOKHBERDORAN A, AJAMI A. Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology[J]. IEEE Transactions on Power Electronics, 2014, 29(12): 6712-6724.
[11]VARGAS R A, FIGUEROA A, DELEON S E, et al. Analysis of minimum modulation for the 9-level multilevel inverter in asymmetric structure[J]. IEEE Latin America Transactions, 2015, 13(9): 2851-2858.
[12]SEPAHVAND H, LIAO J, FERDOWSI M, et al. Capacitor voltage regulation in single-DC-source cascaded H-bridge multilevel converters using phase-shift modulation[J]. IEEE Transactions on Industrial Electronics, 2013, 60(9): 3619-3626.
[13]MARIETHOZ S. Systematic design of high-performance hybrid cascaded multilevel inverters with active voltage balance and minimum switching losses[J]. IEEE Transactions on Power Electronics, 2013, 28(7): 3100-3113.
[14]张丹, 韩金刚, 汤天浩. FPGA 控制的不对称多电平逆变器的设计[J]. 电源学报, 2011 (4): 18-24.
ZHANG Dan, HANG Jingang, TANG Tianhao. The research of a hybrid cascade asymmetrical multilevel inverter based on FPGA[J]. Journal of Power Supply, 2011 (4): 18-24. |