×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
Sponsored by the Ministry of Education of the People's Republic of China
Directed by Shanghai Jiao Tong University
ISSN 1007-1172 CN 31-1943/U
导航切换
J Shanghai Jiaotong Univ Sci
3, Jul. 2025
Home
About Journal
Editorial Board
Guide for Authors
Index
Database
Subscribe
Contacts Us
Cross-Clock Domain Verification Practice of NASPIC Communication Module Based on FPGA
XIAO Anhong,ZENG Hui,QIN Youyong,JIN Jin,ZHOU Junyi,GUO Wen,CHEN Junjie
Journal of Shanghai Jiaotong University . 2019, (
Sup.1
): 84 -87 . DOI: 10.16183/j.cnki.jsjtu.2019.S1.015
