Medicine-Engineering Interdisciplinary

Energy Efficient FIR Filter Design Using Distributed Arithmetic

  • GANJIKUNTA Ganesh Kumar? ,
  • MOHAMMED Mahaboob Basha ,
  • SIBGHATULLAH Inayatullah Khan
Expand
  • (Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology, Hyderabad 501301, Telangana, India)

Accepted date: 2021-12-16

  Online published: 2024-11-28

Abstract

This paper presents a distributed arithmetic (DA) architecture that can efficiently implement finite impulse response (FIR) filters for biomedical signal processor applications. FIR filter design is more efficient when it uses a look-up table (LUT)-based technique rather than a serial one. The design’s performance and efficiency can be improved by using segmented memory banks as well as memory lookup for multiply operation. Verilog HDL is used to model the proposed design, and Synopsys Design Compiler tool is used for synthesis. The FIR filter architecture utilizing DA results in a 24.82% reduction in total power compared with the serial FIR structure.

Cite this article

GANJIKUNTA Ganesh Kumar? , MOHAMMED Mahaboob Basha , SIBGHATULLAH Inayatullah Khan . Energy Efficient FIR Filter Design Using Distributed Arithmetic[J]. Journal of Shanghai Jiaotong University(Science), 2024 , 29(6) : 1023 -1027 . DOI: 10.1007/s12204-022-2490-x

References

[1] AKAY M. Biomedical signal processing [M]. San Diego: Academic Press, 1994.
[2] SUEUR E L, HEISER G. Dynamic voltage and frequency scaling: The laws of diminishing returns[C]//2010 International Conference on Power Aware Computing and Systems. Vancouver: USENIX, 2010:1-8.
[3] KWONG J, CHANDRAKASAN A P. An energyefficient biomedical signal processing platform [J].IEEE Journal of Solid-State Circuits, 2011, 46(7):1742-1753.
[4] NAGAJYOTHI G, SRIDEVI S. Distributed arithmetic architectures for fir filters-a comparative review [C]//2017 International Conference on Wireless Communications, Signal Processing and Networking.Chennai: IEEE, 2017: 2684-2690.
[5] JIANG H L, LIU L B, JONKER P P, et al. A highperformance and energy-efficient fir adaptive filter using approximate distributed arithmetic circuits [J].IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66(1): 313-326.
[6] SAHOO S K, MEHER P K, GANJIKUNTA G G. Multichannel filters for wireless networks: Lookup-tablebased efficient implementation [J]. IEEE Consumer Electronics Magazine, 2019, 8(3): 44-49.
[7] DATTA D, DUTTA H S. Efficient FPGA implementation of FIR filter using distributed arithmetic [M]//Energy systems, drives and automations. Singapore: Springer, 2020: 151-160.
[8] VINAY R, VIJAYAKUMAR T S V S, SAINI L M,et al. Power efficient FIR filter architecture using distributed arithmetic algorithm [C]//2020 First IEEE International Conference on Measurement, Instrumentation, Control and Automation. Kurukshetra: IEEE,2020: 1-4.
Outlines

/