In this work, optimization of complementary metal oxide semiconductor (CMOS) repeater driven
interconnect resistive-capacitive (RC) line is carried out using genetic algorithm (GA). This work is aimed at powerdelay-
product (PDP) minimization of RC interconnect at 180 nm technology node. The algorithm simultaneously
optimizes the values of supply voltage, number of repeaters and repeater width for delay and PDP minimization.
The accuracy of results obtained is verified by simulations from Cadence virtuoso tool. For delay minimization,
comparison of GA results with previous results of the literature shows an improvement of 44.4% in the value of the
optimal number of repeaters required. This improvement is obtained by increasing the repeater size, which also
increases power dissipation, so a tradeoff has also been achieved in terms of PDP minimization. The comparison
of PDP results obtained in this work, with the results at 70, 100, and 130 nm technologies from literature shows
improvement in optimal number of repeaters required. The results of algorithm and simulations are in good
agreement and demonstrate the validity of proposed algorithm.
KAUR Jasmeet*, GILL Sandeep Singh, KAUR Navneet
. Optimization of CMOS Repeater Driven Interconnect RC Line Using Genetic Algorithm[J]. Journal of Shanghai Jiaotong University(Science), 2017
, 22(2)
: 167
-172
.
DOI: 10.1007/s12204-017-1817-5
[1] BANERJEE K, MEHROTRA A. A power-optimal repeaterinsertion methodology for global interconnectsin nanometer designs [J]. IEEE Transactions on ElectronDevices, 2002, 49(11): 2001-2007.
[2] CHANDEL R, SARKAR S, AGARWAL R P. An analysisof interconnect delay minimization by low-voltagerepeater insertion [J]. Microelectronics Journal, 2007,38: 649-655.
[3] HAVEMANN R H, HUTCHBY J A. Highperformanceinterconnects: An integration overview[J]. Proceedings of the IEEE, 2001, 89(5): 586-601.
[4] ADLER V, FRIEDMAN E G. Repeater design to reducedelay and power in resistive interconnects [J].IEEE Transactions on Circuits and Systems. II: Analogand Digital Signal Processing, 1998, 45(5): 607-616.
[5] RABEY J M. Digital integrated circuits: A design perspective[M]. 2nd ed. India: Prentice Hall of India,2002: 134-172.
[6] ABOU-SEIDO A I, NOWAK B, CHU C. Fitted Elmoredelay: A simple and accurate interconnect delaymodel [J]. IEEE Transactions on VLSI Systems, 2004:1-7.
[7] CHANDEL R, RAO S. Optimal design of repeaters usingGA for VLSI interconnects [J]. International Journalof Information and Telecommunication Technology,2012, 4(1): 5-11.
[8] MUI M L, BANERJEE K, MEHROTRA A. A globalinterconnect optimization scheme for nanometer scaleVLSI with implications for latency, bandwidth, andpower dissipation [J]. IEEE Transactions on ElectronDevices, 2004, 51(2): 195-203.
[9] ISMAIL Y I, FRIEDMAN E G. Optimum repeaterinsertion based on a CMOS Delay model for on-chipRLC interconnect [C]// Proceedings of 11th AnnualIEEE International ASIC Conference. [s.l.]: IEEE,1998: 369-373.
[10] NARASIMHAN A, SRIDHAR R. Variability awarelow-power delay optimal buffer insertion for global interconnects[J]. IEEE Transactions on Circuits andSystems. I: Reg Papers, 2010, 57(12): 3055-3063.
[11] MEHRI M, SARVARI R, KOUHANI M H M, et al.VLSI interconnect issues in definitive and stochasticenvironments [J]. Microelectronics Journal, 2015,46(5): 351-361.
[12] CORT′ES-HERN′ANDEZ D M, TORRES-TORRESR, LINARES-ARANDA M, et al. Piecewise physicalmodeling of series resistance and inductance of on-chipinterconnects [J]. Solid-State Electronics, 2016, 120:1-5.
[13] ALIOTO M. Modeling strategies of the input admittanceof RC interconnects for VLSI CAD tools [J]. MicroelectronicsJournal, 2011, 42: 63-73.
[14] MANIPATRUNI S, LIPSON M, YOUNG I A. Devicescaling considerations for nanophotonic CMOS globalinterconnects [J]. IEEE Journal of Selected Topics inQuantum Electronics, 2013, 19(2): 8200109.
[15] MAHESHWARI V, MUKHERJEE S, KAR R, et al.Analytical crosstalk modelling of on-chip RLC globalinterconnects with skin effect for ramp input [J]. ProcediaTechnology, 2012; 6: 814-821.
[16] KUHN K J. Considerations for ultimate CMOS scaling[J]. IEEE Transactions on Electron Devices, 2012,59(7): 1813-1828.
[17] GORE C, BRITTO F, RAJE M. Genetic algorithmsin VLSI floorplanning [J]. International Journal ofEngineering Research & Technology, 2012, 1(8): 1-7.
[18] SILLA C N. Teaching genetic algorithm-based parameteroptimization using Pacman [C]//Proceedings ofFrontiers in Education Conference (FIE). [s.l.]: IEEE,2016: 1-6.
[19] SASTRY K, GOLDBERG D, KENDALL G. Geneticalgorithm [M]// BURKE E, KENDALL G. SearchMethodologies: Introductory Tutorials in Optimizationand Decision Support Techniques. USA: Springer,2005: 97-125.
[20] HOUCK C R, JOINES J A, KAY M G. A genetic algorithmfor function optimization: A Matlab implementation[R]. Raleigh: North Carolina State University,1995.
[21] KHANNA G. Optimal design and mitigation of nonideal effects in VLSI interconnects [D]. Hamirpur, India:National Institute of Technology, 2012.
