Efficient Design and Optimization Method for Distributed Amplifiers

doi:10.1007/s12204-019-2069-3

Journal of Shanghai Jiao Tong University (Science) ›› 2019, Vol. 24 ›› Issue (3): 281-286.doi: 10.1007/s12204-019-2069-3

Efficient Design and Optimization Method for Distributed Amplifiers

ZHANG Ying* (张瑛), LI Zeyou (李泽有), LI Xin (李鑫), YANG Hua (杨华)

(a. School of Electronic and Optical Engineering; b. School of Internet of Things, Nanjing University of Posts and Telecommunications, Nanjing 210023, China)

出版日期:2019-06-01 发布日期:2019-05-29
通讯作者: ZHANG Ying* (张瑛) E-mail:zhangying@njupt.edu.cn

Efficient Design and Optimization Method for Distributed Amplifiers

ZHANG Ying* (张瑛), LI Zeyou (李泽有), LI Xin (李鑫), YANG Hua (杨华)

(a. School of Electronic and Optical Engineering; b. School of Internet of Things, Nanjing University of Posts and Telecommunications, Nanjing 210023, China)

Online:2019-06-01 Published:2019-05-29
Contact: ZHANG Ying* (张瑛) E-mail:zhangying@njupt.edu.cn

摘要/Abstract

摘要： A novel design and optimization method for distributed amplifiers (DAs) is proposed to make the circuit design more convenient and efficient. This method combines artificial intelligence (AI) optimization with manual design by two loops, i.e., outer manual loop and inner AI loop. The layout design is followed by AI optimization to take more influencing factors such as parasitic effect into account for the practicability. A DA with three gain cells is designed and optimized in a standard 0.18 μm complementary metal-oxide-semiconductor (CMOS) technology to verify the proposed method. With a chip area of only 0.55mm2, the DA provides 9.8 dB average forward gain from 1 to 15.2GHz. The output power at 1 dB output compression point is more than 7.7 dBm in the 2—14GHz frequency band and the peak power-added efficiency (PAE) is 10.6%. The measurement results validate the proposed method as a robust DA design procedure for improving circuit performance and design efficiency.

关键词: distributed amplifier (DA), artificial intelligence (AI), impedance matching, power-added efficiency (PAE)

Abstract: A novel design and optimization method for distributed amplifiers (DAs) is proposed to make the circuit design more convenient and efficient. This method combines artificial intelligence (AI) optimization with manual design by two loops, i.e., outer manual loop and inner AI loop. The layout design is followed by AI optimization to take more influencing factors such as parasitic effect into account for the practicability. A DA with three gain cells is designed and optimized in a standard 0.18 μm complementary metal-oxide-semiconductor (CMOS) technology to verify the proposed method. With a chip area of only 0.55mm2, the DA provides 9.8 dB average forward gain from 1 to 15.2GHz. The output power at 1 dB output compression point is more than 7.7 dBm in the 2—14GHz frequency band and the peak power-added efficiency (PAE) is 10.6%. The measurement results validate the proposed method as a robust DA design procedure for improving circuit performance and design efficiency.

Key words: distributed amplifier (DA), artificial intelligence (AI), impedance matching, power-added efficiency (PAE)

中图分类号:

TN 43

ZHANG Ying* (张瑛), LI Zeyou (李泽有), LI Xin (李鑫), YANG Hua (杨华). Efficient Design and Optimization Method for Distributed Amplifiers[J]. Journal of Shanghai Jiao Tong University (Science), 2019, 24(3): 281-286.

参考文献 10

[1]	HUR B, EISENSTADT W R. CMOS programmablegain distributed amplifier with 0.5-dB gain steps [J].IEEE Transactions on Microwave Theory and Techniques,2011, 59(6): 1552-1559.
[2]	HSIAO C Y, SU T Y, HSU S S H. CMOS distributedamplifiers using gate-drain transformer feedback technique[J]. IEEE Transactions on Microwave Theoryand Techniques, 2013, 61(8): 2901-2910.
[3]	KAO J C, CHEN P, HUANG P C, et al. A novel distributedamplifier with high gain, low noise, and highoutput power in 0.18-μm CMOS technology [J]. IEEETransactions on Microwave Theory and Techniques,2013, 61(4): 1533-1542.
[4]	HUANG T Y, LIN Y H, CHENG J H, et al. Ahigh-gain low-noise distributed amplifier with lowDC power in 0.18-μm CMOS for vital sign detectionradar [C]//2015 IEEE MTT-S International MicrowaveSymposium. Phoenix, AZ, USA: IEEE, 2015:1-3.
[5]	CHEN P, HUANG P C, KUO J J, et al. A 22—31GHz distributed amplifier based on high-pass transmissionlines using 0.18 μm CMOS technology [J].IEEE Microwave and Wireless Components Letters,2011, 21(3): 160-162.
[6]	LU C, PHAM A V H, SHAW M, et al. Linearizationof CMOS broadband power amplifiers through combinedmultigated transistors and capacitance compensation[J]. IEEE Transactions on Microwave Theoryand Techniques, 2007, 55(11): 2320-2328.
[7]	ZHANG Y, MA K X, YANG H, et al. 1—20GHzdistributed power amplifier based on shared artificialtransmission lines [J]. IEICE Electronics Express,2017, 14(8): 1-6.
[8]	G¨UNEC? F, KESKIN A K, DEMIREL S. Geneticalgorithm applied to microstrip implementationof matching circuits for a UWB low-noise amplifier[C]//International Conference on Ultra-Wideband.Syracuse, NY, USA: IEEE, 2012: 241-245.
[9]	KOKOLOV A A, SHEYERMAN F I, COLANTONIOP, et al. Design of harmonic-tuned dual-bandGaN HEMT power amplifier based on genetic algorithm[C]//24th International Crimean ConferenceMicrowave and Telecommunication Technology.Sevastopol, Crimea, Russia: IEEE, 2014: 95-96.
[10]	KALENTYEV A A, BABAK L I, GARAYS D V.Genetic-algorithm-based sythesis of low-noise amplifierswith automatic selection of active elements andDC biases [C]//9th European Microwave IntegratedCircuit Conference. Rome, Italy: IEEE, 2014: 520-523.

Efficient Design and Optimization Method for Distributed Amplifiers

Efficient Design and Optimization Method for Distributed Amplifiers

PDF (PC)

可视化

摘要/Abstract

引用本文

使用本文

参考文献 10

相关文章 4

编辑推荐

Metrics

本文评价

[1]	LIAN Pengfei *(廉鹏飞), WU Bin (吴斌), WANG Han (王晗), PU Yilin (蒲钇霖), CHEN Chengying . High Performance SAR ADC with Mismatch Correction Latch and Improved Comparator Clock[J]. Journal of Shanghai Jiao Tong University (Science), 2019, 24(3): 335-340.
[2]	. [J]. Journal of Shanghai Jiao Tong University(Science), 2015, 20(6): 683-689.
[3]	WANG Ruo-lin (王若琳), LI Xin (李鑫), LIU Wen-jiang (刘文江), LIU Tao* (刘涛), RONG Meng. Surface Spline Interpolation Method for Thermal Reconstruction with Limited Sensor Data of Non-Uniform Placements[J]. 上海交通大学学报（英文版）, 2014, 19(1): 65-71.
[4]	ZHAO Yi-qiang1* (赵毅强), YANG Ming1 (杨明), ZHAO Hong-liang2 (赵宏亮). A Cryogenic 10-bit Successive Approximation Register Analog-to-Digital Converter Design with Modified Device Model[J]. 上海交通大学学报（英文版）, 2013, 18(5): 520-525.