上海交通大学学报(自然版) ›› 2013, Vol. 47 ›› Issue (01): 33-38.

• 无线电电子学、电信技术 • 上一篇    下一篇

65 nm体硅CMOS工艺器件尺寸对其脉冲削减效应的影响

李鹏,赵振宇,郑超,张民选   

  1. (国防科学技术大学 计算机学院, 长沙 410073)
  • 收稿日期:2012-05-30 出版日期:2013-01-30 发布日期:2013-01-30
  • 基金资助:

    国家自然科学基金项目(60906009, 61076025, 60970036)

Effect of Device Size on Pulse Quenching in a 65 nm Bulk CMOS Process

 LI  Peng, ZHAO  Zhen-Yu, ZHENG  Chao, ZHANG  Min-Xuan   

  1. (College of Computer, National University of Defense Technology, Changsha 410073, China)
  • Received:2012-05-30 Online:2013-01-30 Published:2013-01-30

摘要: 利用电路级模拟方法,在65 nm体硅CMOS工艺条件下研究了器件尺寸对其脉冲削减效应的影响.结果表明,当被动反相器的尺寸改变时,脉冲削减效应的变化趋势与其内部双极放大效应的强弱有关.在双极放大效应较强时,脉冲削减效应随尺寸的增加而增强;反之,则其脉冲削减效应随尺寸的增加而减弱.  

关键词: 电荷共享, 脉冲削减, 双极放大, 电路级模拟

Abstract: The connection between the size of passive inverter and trend of pulse quenching was studied by using circuit level simulation under 65nm bulk complementary metaloxidesemiconductor transistor (CMOS) process. It is found that bipolar amplification plays an important role in pulse quenching trend after changing the size of passive inverter. Pulse quenching will be zoomed in after increasing the size of passive inverter, whose inner bipolar amplification is stronger. In the contrast, pulse quenching will be zoomed out after increasing the size of passive inverter.

Key words: charge sharing, pulse quenching, bipolar amplification, circuit level simulation

中图分类号: