[1]Aldrich G, Cory B. Improving test quality and reducing escapes [C]//Proc Fabless Forum, Beaverton. OR: Fabless Semiconductor Assoc, 2003: 3435.[2]Saxena J, Butler K M, Gatt J, et al. Scanbased transition fault testing: Implementation and low cost test challenges [C]//Proc Int’l Test Conf (ITC 02). Dallas, TX:IEEE Press, 2002: 11201129.[3]Tendolkar N, Raina R, Woltenberg R, et al. Novel techniques for achieving high atspeed transition fault test coverage for Motorola’s microprocessors based on Power PCTM instruction set architecture [C]//Proc 20th IEEE VLSI Test Symp (VTS 02). Austin, TX: IEEE Press, 2002:38.[4]IEEE Computer Society, Test technology technical council. IEEE 1500TM IEEE Standard Testability Method for Embedded Corebased Integrated Circuits (Edition 1.0) [S]. International Electrotechnical Commission (IEC), 2007: 1130.[5]Lin X J, Press R, Rajski J, et al. Highfrequency, atspeed scan testing [J]. Design & Test of Computers, IEEE CS & IEEE CASS, 2003, 20(5): 1725.[6]Vorisek V, Koch T, Fischer H. Atspeed testing of SOC ICs [C]//Design, Automation and Test in Europe Conference and Exhibition. Germany: IEEE Press, 2004: 120125.[7]Pateras S. Achieving atspeed structural test [J]. Design & Test of Computers, IEEE CS & IEEE CASS, 2003, 20(5): 2633.[8]ARM, Inc. IBM CMRF8SF Process 1.2V Core, 2.5V I/O, 3.3VTolerant General Purpose Inline (MA metal stuck) I/O Library Databook (Revision 1.0.) [M]. USA: ARM, Inc, 2007. |