[1]Kim J, Dally W J, Towles B, et al. Microarchitecture of a highradix router[C]∥ISCA’05: Proceedings of the 32nd Annual International Symposium on Computer Architecture. Washington, USA: IEEE Computer Society , 2005:420431.[2]Abts D, Bataineh A, Scott S, et al. The crayBlackWidow: A highly scalable vector multiprocessor[C]∥Proceedings of the 2007 ACM/IEEE Conference on Supercomputing. New York, USA: ACM, 2007.[3]Kumar A, Peh L S, Kundu P, et al. Towards the ideal interconnection fabric [C]∥Proceedings of the International Symposium on Computer Architecture (ISCA). San Diego, CA, USA, 2007: 150161.[4]Scott S, Abts D, Kim J, et al. The BlackWidow highradix clos network [C]∥Proceedings of the 33rd Annual International Symposium on Computer Architecture. New York, USA: ACM, 2006:1628.[5]Hluchyj M J, Karol M G. Queuing in high performance packetswitching [J]. IEEE Journal on Selected Areas in Communications, 1998, 6 (9):15871597.[6]McKeown N, Izzard M, Mekkittikul A, et al.The tiny tera: A packet switch core [J]. IEEE Micro, 1997, 17(1):2733.[7]Karol M J. Input versus output queueing on a spacedivision packet switch [J]. IEEE Transactions on Communications, 1987, 35 (12):13471356.[8]Anderson T, Owicki S, Saxe J, et al. Highspeed switch scheduling for localarea networks [J]. ACM Trans on Computer Systems, 1993, 11 (4): 319352.[9]Tamir Y, Frazier G L. High performance multiqueue buffers for VLSI communications switches [J]. ACM SIGARCH Computer Architecture News, 1988, 16 (2): 343354.[10]Mora G, Flich J, Duato J, et al. Towards an efficient switch architecture for highradix switches [C]∥Proceedings of the 2006 ACM/IEEE Symposium on Architecture for Networking and Communications Systems. New York: ACM, 2006: 1120. |