上海交通大学学报(自然版)

• 无线电电子学、电信技术 • 上一篇    下一篇

频率分辨率改进型数控振荡器的设计

戴煊,金晶,张微成,周健军   

  1. (上海交通大学 模拟射频集成电路设计中心,上海 200240)
  • 收稿日期:2009-06-09 修回日期:1900-01-01 出版日期:2010-02-26 发布日期:2010-02-26

Design of Frequency Resolution Enhanced Digitally Controlled Oscillator

DAI Xuan,JIN Jing,ZHANG Weicheng,ZHOU Jianjun   

  1. (Center for Analog and RF IC, Shanghai Jiaotong University, Shanghai 200240, China)
  • Received:2009-06-09 Revised:1900-01-01 Online:2010-02-26 Published:2010-02-26

摘要: 设计了一个应用于四频带全球移动通信系统(GSM)收发机的频率分辨率改进型数控振荡器.提出了一种新型串联开关变容管模型并进行理论分析,将其应用在振荡器的精确调谐电容阵列中,验证了其对频率分辨率增强的性能.设计采用90 nm互补金属氧化物半导体工艺,当谐振在3.1 GHz时,数字加抖前的频率分辨率达到1.6 kHz,距中心频率20 MHz处的相位噪声为-152 dBc/Hz,功耗8.16 mW.仿真表明,该频率分辨率改进型数控振荡器满足四频带GSM收发机的要求,适于应用在全数字锁相环中.

关键词: 数控振荡器, 全数字锁相环, 频率分辨率, 金属氧化物半导体变容管

Abstract: A novel way to improve the frequency resolution of digitallycontrolled oscillator(DCO) for quadband global system for mobile communication(GSM) was proposed. The characters and principle of DCO are described at first. Then the proposed novel series switched varactor model is analyzed. The fine tuning capacitor bank in DCO is then implemented using this varactor to achieve better frequency resolution. A DCO in 90 nm complementary metal oxide semiconductor(CMOS) process using this new structure achieves a frequency resolution of 1.6 kHz without dithering and a phase noise of -152 dBc/Hz at 20 MHz offset when oscillating at 3.1 GHz. The total power consumption is 8.16 mW. The simulation shows this DCO satisfies quadband GSM requirement and is capable of alldigital phaselocked loop(ADPLL) application.

中图分类号: